





# 01










QUANTA  
COMPUTER

Title			Power Sequence		
Size	Document Number		Rev		
Custom	Samba(V) MAIN BOARD		A		
Date: Friday, December 11, 2009			Sheet 2 of 44		




Place the 33 ohm resistors close to the CK 505





## ARRANDALE PROCESSOR (DDR3)




**PROCESSOR 2/4(DDR)**

Size: Custom Document Number: Samba(V) MAIN BOARD Rev: A


Date: Friday, December 11, 2009 Sheet: 5 of 45



## ARRANDALE PROCESSOR (GND)



## ARRANDALE PROCESSOR( RESERVED, CFG)



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1

B

For discrete only



UMA: Reserve R145.  
GFX:Mount R145.


```
CFG[ 1:0 ] - PCI_Epress Configuration Select
* 11= 1 x 16 PEG
* 10= 2 x 8 PEG
```



Title				<b>PROCESSOR 4/4(GND)</b>				Rev	
Size		Document Number		<b>Samba(V) MAIN BOARD</b>				A	
Custom									
Date: Friday, December 11, 2009				Sheet		7		of 45	



## U44D



**PCH 1/5(SATA/HDA/LPC)**


Size Custom	Document Number <b>Samba(V) MAIN BOARD</b>	Rev A
Date: Friday, December 11, 2009	Sheet 8 of 45	



## IBEX PEAK-M (GND)

AY7	VSS[159]	VSS[259]	H49
B11	VSS[160]	VSS[260]	H5
B15	VSS[161]	VSS[261]	J24
B19	VSS[162]	VSS[262]	K11
B23	VSS[163]	VSS[263]	K43
B31	VSS[164]	VSS[264]	K47
B35	VSS[165]	VSS[265]	K7
B39	VSS[166]	VSS[266]	L18
B43	VSS[167]	VSS[267]	L2
B47	VSS[168]	VSS[268]	L12
B7	VSS[169]	VSS[269]	L22
BG12	VSS[170]	VSS[270]	L32
BG16	VSS[171]	VSS[271]	L36
BG20	VSS[172]	VSS[272]	L40
BG24	VSS[173]	VSS[273]	L52
BG28	VSS[174]	VSS[274]	M12
BG30	VSS[175]	VSS[275]	M16
BG34	VSS[176]	VSS[276]	M20
BG38	VSS[177]	VSS[277]	M38
BG42	VSS[178]	VSS[278]	M34
BG46	VSS[179]	VSS[279]	M38
BG50	VSS[180]	VSS[280]	M42
BC10	VSS[181]	VSS[281]	M49
BC14	VSS[182]	VSS[282]	M49
BC18	VSS[183]	VSS[283]	M8
BC22	VSS[184]	VSS[284]	N24
BC26	VSS[185]	VSS[285]	N24
BC30	VSS[186]	VSS[286]	P11
BC34	VSS[187]	VSS[287]	AD15
BC38	VSS[188]	VSS[288]	P30
BC42	VSS[189]	VSS[289]	P32
BC46	VSS[190]	VSS[290]	P34
BC50	VSS[191]	VSS[291]	P42
BD48	VSS[192]	VSS[292]	P42
BD49	VSS[193]	VSS[293]	P47
BD50	VSS[194]	VSS[294]	R2
BE12	VSS[195]	VSS[295]	R2
BE16	VSS[196]	VSS[296]	R52
BE20	VSS[197]	VSS[297]	T12
BE24	VSS[198]	VSS[298]	T46
BE30	VSS[199]	VSS[299]	T49
BE34	VSS[200]	VSS[300]	T5
BE38	VSS[201]	VSS[301]	T8
BE42	VSS[202]	VSS[302]	U30
BE46	VSS[203]	VSS[303]	U31
BE48	VSS[204]	VSS[304]	U32
BE50	VSS[205]	VSS[305]	U32
BE6	VSS[206]	VSS[306]	V38
BF3	VSS[207]	VSS[307]	V38
BF40	VSS[208]	VSS[308]	V11
BF49	VSS[209]	VSS[309]	P16
BG18	VSS[210]	VSS[310]	V19
BG24	VSS[211]	VSS[311]	V20
BG28	VSS[212]	VSS[312]	V30
BG30	VSS[213]	VSS[313]	V31
BG34	VSS[214]	VSS[314]	V32
BH11	VSS[215]	VSS[315]	V34
BH19	VSS[216]	VSS[316]	V35
BH23	VSS[217]	VSS[317]	V38
BH31	VSS[218]	VSS[318]	V43
BH35	VSS[219]	VSS[319]	V45
BH39	VSS[220]	VSS[320]	V46
BH43	VSS[221]	VSS[321]	V47
BH47	VSS[222]	VSS[322]	V49
C12	VSS[223]	VSS[323]	V5
C50	VSS[224]	VSS[324]	V7
D51	VSS[225]	VSS[325]	V8
E10	VSS[226]	VSS[326]	W2
E12	VSS[227]	VSS[327]	W52
E16	VSS[228]	VSS[328]	Y11
E20	VSS[229]	VSS[329]	Y12
E24	VSS[230]	VSS[330]	Y15
E30	VSS[231]	VSS[331]	Y19
E34	VSS[232]	VSS[332]	Y23
E38	VSS[233]	VSS[333]	Y28
E42	VSS[234]	VSS[334]	Y30
E46	VSS[235]	VSS[335]	Y31
E48	VSS[236]	VSS[336]	Y32
E6	VSS[237]	VSS[337]	Y38
E8	VSS[238]	VSS[338]	Y43
F49	VSS[239]	VSS[339]	Y46
F5	VSS[240]	VSS[340]	P49
G10	VSS[241]	VSS[341]	P49
G14	VSS[242]	VSS[342]	Y6
G18	VSS[243]	VSS[343]	Y8
G2	VSS[244]	VSS[344]	P24
G22	VSS[245]	VSS[345]	T43
G32	VSS[246]	VSS[346]	AD51
G36	VSS[247]	VSS[347]	AT8
G40	VSS[248]	VSS[348]	AD47
G44	VSS[249]	VSS[349]	AT12
G52	VSS[250]	VSS[350]	AM6
AF39	VSS[251]	VSS[351]	AT13
H16	VSS[252]	VSS[352]	AM5
H20	VSS[253]	VSS[353]	AK45
H30	VSS[254]	VSS[354]	AK39
H34	VSS[255]	VSS[355]	AV14
H38	VSS[256]	VSS[356]	
H42	VSS[257]	VSS[357]	
H42	VSS[258]	VSS[358]	

## IBEX PEAK-M (PCI-E/SMBUS/CLK)



Broadcom LAN

WLAN

TransferJet

USB30

OZ888G50L3N

Express Card

WLAN

TransferJet

USB30

NEW CARD

28 PCIE\_RX1+  
28 PCIE\_TX1+  
28 PCIE\_TX1+31 PCIE\_RX2+  
31 PCIE\_TX2+  
31 PCIE\_TX2+31 PCIE\_RX3+  
31 PCIE\_TX3+  
31 PCIE\_TX3+21 PCIE\_RX4+  
21 PCIE\_TX4+  
21 PCIE\_TX4+27 PCIE\_RX5+  
27 PCIE\_TX5+  
27 PCIE\_TX5+29 PCIE\_RX6+  
29 PCIE\_TX6+  
29 PCIE\_TX6+PCIE7, PCIE8  
HM55 no support31 CLK\_100\_MINIC1+  
31 CLK\_100\_MINIC1+31 CLK\_100\_MINIC2+  
31 CLK\_100\_MINIC2+21 CLK\_100\_USB30+  
21 CLK\_100\_USB30+29 CLK\_100\_PECARD+  
29 CLK\_100\_PECARD+29 CLK\_100\_PECARD+  
29 CLK\_100\_PECARD+C618 0.1U/10V/X7R 4  
C616 0.1U/10V/X7R 4C262 0.1U/10V/X7R 4  
C266 0.1U/10V/X7R 4C240 \*0.1U/10V/X7R 4  
C229 \*0.1U/10V/X7R 4C612 \*0.1U/10V/X7R 4  
C611 \*0.1U/10V/X7R 4C609 0.1U/10V/X7R 4  
C605 0.1U/10V/X7R 4C243 0.1U/10V/X7R 4  
C246 0.1U/10V/X7R 4R230 0.4  
R227 0.4R217 0.4  
R221 0.4R495 0.4  
R497 0.4R494 0.4  
R493 0.4

R285 0.4

U448

Ibex-M  
2 OF 10SMBus  
(+3V\_S5) SMBALERT# / GPIO11  
(+3V\_S5) SMBCLK  
(+3V\_S5) SMBDATA  
(+3V\_S5) SML0ALERT# / GPIO60  
(+3V\_S5) SML0CLK  
(+3V\_S5) SML0DATA  
(+3V\_S5) SML1ALERT# / GPIO74  
(+3V\_S5) SML1CLK / GPIO58  
(+3V\_S5) SML1DATA / GPIO75Controller  
Link  
CL\_CLK1  
CL\_DATA1  
CL\_RST1#PEG  
(+3V\_S5) PEG\_A\_CLKRQ# / GPIO47  
CLKOUT\_PEG\_A\_N  
CLKOUT\_PEG\_A\_P  
CLKOUT\_DMI\_N  
CLKOUT\_DMI\_PCLKOUT\_DP\_N / CLKOUT\_BCLK1\_N  
CLKOUT\_DP\_P / CLKOUT\_BCLK1\_PCLKIN\_DMI\_N  
CLKIN\_DMI\_PCLKIN\_BCLK\_N  
CLKIN\_BCLK\_PCLKIN\_DOT\_96N  
CLKIN\_DOT\_96PCLKIN\_SATA\_N / CKSSCD\_N  
CLKIN\_SATA\_P / CKSSCD\_PREFCLK14IN  
CLKIN\_PCLOOPBACKXTAL25\_IN  
XTAL25\_OUT

XCLK\_RCOMP

CLKOUT\_FLEX0 / GPIO64  
CLKOUT\_FLEX1 / GPIO65  
CLKOUT\_FLEX2 / GPIO66  
CLKOUT\_FLEX3 / GPIO67CLKOUT\_PEG\_B\_N  
CLKOUT\_PEG\_B\_P


PEG\_B\_CLKRQ# / GPIO56 (+3V\_S5)

B9 SMB\_CLK\_PCH  
H14 SMB\_DATA\_PCH  
J14 LAN\_PON2  
C8 SML0\_CLK  
G8 SML0\_DATA  
M14 SML1\_CLK  
E10 SML1\_DATA  
G12 SML1\_DATASMB\_ALERT# 22  
SMB\_CLK\_PCH 20  
SMB\_DATA\_PCH 20  
LAN\_PON2 42  
SML1\_CLK 20  
SML1\_DATA 20CLK\_CLK1  
CL\_DATA1  
CL\_RST1#CLKREQ# PEG  
AD43 CLK\_100\_PEGA+ R195  
AD45 CLK\_100\_PEGA+ R190  
AN4 CLK\_100\_CPU\_P+ R547  
AN2 CLK\_100\_CPU\_P+ R548CLKREQ# PEG 15  
CLK\_100\_PEG+ 15  
CLK\_100\_CPU+ 15  
CLK\_100\_CPU+ 4CLK\_100\_DMI- 3  
CLK\_100\_DMI+ 3CLK\_133\_BCLK- 3  
CLK\_133\_BCLK+ 3CLK\_96\_DOT- 3  
CLK\_96\_DOT+ 3CLK\_100\_SATA- 3  
CLK\_100\_SATA+ 3CLK\_14\_BUF 3  
CLK\_33\_PCIFB 10TP1  
TP2  
TP18C584 0.4  
Y6 \*25MHZ  
C585 \*33P/50V\_4VGA: C584 mount with 0 ohm  
UMA: C584 mount with 27pFC584 0.4  
Y6 \*25MHZ  
C585 \*33P/50V\_4C584 0.4  
Y6 \*25MHZ  
C585 \*33P/50V\_4QUANTA  
COMPUTER


Title			PCH 2/3(PCIE/SMBUS/CLK)		
Size			Samba(V) MAIN BOARD		
Date: Friday, December 11, 2009			Sheet 9 of 45		

Rev A

## IBEX PEAK-M (PCI/USB/NVRAM)



### IBEX PEAK-M (DMI/FDI/GPIO)




QUANTA  
COMPUTER

**PCH 3/6(PCI/FDI/CRT/DMI)**

**Samba(V) MAIN BOARD**



Size	Document Number
Custom	<b>Samba(V) MAIN BOARD</b>
Date: Friday, December 11, 2009	Sheet 10 of 4

## IBEX PEAK-M (GPIO/VSS\_NCTF/RSVD)



\*DEBUG MOLEX

### IBEX PEAK-M (GND)



## No Reboot Strap




### PCH 4/5(GPIO/STRAP/PCH)

Size	Document Number
Custom	<b>Samba(V) MAIN BOARD</b>

Date: Friday, December 11, 2009 Sheet 11 of 45

Date: Friday, December 11, 2009 Sheet 11 of 45

GFX: Reserve L13,C220,C583,C582,R228,L14,C236,C224,C222  
Mount R189,R219.




```
HDA Controller
Suspend Voltage:3.3V
Low Voltage Suspend Voltage: 1.5V
```





QUANTA  
COMPUTER


Title			
PCH 5/5(POWER)			
Size	Document Number		Rev A
Custom	Samba(V) MAIN BOARD		
Date: Friday, December 11, 2009		Sheet 12 of 45	



Place these Caps near So-Dimm0






Place these Test Pad near So-Dimm




Title			
DDR3 DIMM0			
Size	Document Number		Rev
Custom	Samba(V) MAIN BOARD		A
Date:	Friday, December 11, 2009	Sheet	13 of 45










**NVDD Maximum Settling Time**







### PEX\_RST timing












UMA : Mount R27, Rverse R33.  
GFX : Mount R33, Rverse R27.

Logical Strap Bit Mapping		
	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1% (0402)]  
10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]  
15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1% (0402)]  
30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1% (0402)]  
35.7K/F 4: CS33572FB13 [RES CHIP 35.7K 1/16W +1% (0402)]  
45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1% (0402)]

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO NB10X	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVICE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1000
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0001
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111


### VRAM Configuration Table

	RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
AKD58GGT*01 AKD5LZGTW00 AKD5LGGT502	0000		Reserved	IDGH1G-04A1F1C-16X	PD 15H
	0001	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Qimonda	H571G63BFR-12C	PD 15H
	0010	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Hynix	K4W1G1646E-EC12	PD 20H
	0011	DDR3 64Mx16x8, 128bit, 1GB,800MHz	Samsung		
	0101		Reserved		
	0110				
	XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Hynix	H571G63AFR-14C	
	XXXX	DDR3 64Mx16x8, 128bit, 1GB,667MHz	Samsung	K4W1G1646E-EC12	


(Ra)

## GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VID0
6	OUT	N/A	NVVDD VID1
7	OUT	N/A	NVVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	MEM_VID or power supply control
MAIN 14	OUT	N/A	PS CONTROL



## HDCP ROM



DHCP ROM	
HDCP_SCL	Low: Crypto ROM Hi: I2C ROM





Title **N11M-GE1(GPIO/STRAPS)**

Size	Document Number
Custom	<b>Samba(V) MAIN BOARD</b>

Date: Friday, December 11, 2009 Sheet 18 of 45

16 VMA\_DQ[63..0]  
16 VMA\_DM[7..0]  
16 VMA\_WDQS[7..0]  
16 VMA\_RDQS[7..0]

CHANNEL A: 256MB/512MB DDR3




**QUANTA COMPUTER**


Title: **DDR3 VRAM(BGA96)**

Size: Custom Document Number: **Samba(V) MAIN BOARD** Rev: A


Date: Friday, December 11, 2009 Sheet: 19 of 45




## FAN CONN




S0~S4 state:Mount R156 and R159 --> By customer request









Y2:  
Main -->BG332768909 (TxC: 9H03200299)  
2nd -->BG332768224 (SEG : Q13MC3061001800)

Y3:  
Main -->BG540000112 (TxC : 9C04000533)

**QUANTA**  
COMPUTER


File: **EC Controller**

Size: **Custom** Document Number: **Samba(V) MAIN BOARD** Rev: **A**


Date: **Friday, December 11, 2009** Sheet: **22** of **45**




## LVDS CONN




## PANEL VCC CONTROL



CRT ESD IC




CRT CONN




Size Custom	Document Number <b>Samba(V) MAIN BOARD</b>	Rev A
Date: Friday, December 11, 2009	Sheet 23 of 45	


# INTEL HDMI SDVOB




## HDMI (Form Nvidia)



## HDMI Switch




## HDMI CONN







## HDMI PORT

## Samba(V) MAIN BOARD

Size Custom	Document Number <b>Samba(V) MAIN BOARD</b>	Rev A
Date: Friday, December 11, 2009	Sheet 24 of 45	





As close as possible to CN2500 pin13

[illegible]

C -->Delete C472,C473,C477,C504,C488

As close as possible to OZ886CS01F






Diagram of the 1394 connector (CN13) showing the pin connections for the 1394TPB- and 1394TPA+ lines. The connector has four pins labeled 1, 3, 4, and 2. The connections are as follows:

- Pin 1: 1394 TPB- CN
- Pin 3: 1394 TPA- CN
- Pin 4: 1394 TPA+ CN
- Pin 2: 1394 TPB+ CN

Figure 10 shows the pin connections for the EGA1040ZV05AH. The diagram illustrates four rows of pins (D9, D12, D11, D10) with their respective connections to the 1394\_TPB+\_CN and 1394\_TPA+\_CN signals, and the \*EGA1040ZV05AH signal.

Pin Label	Pin 1	Pin 2	Signal
D9	1394_TPB+_CN	*EGA1040ZV05AH	
D12	1394_TPA+_CN	*EGA1040ZV05AH	
D11	1394_TPA+_CN	*EGA1040ZV05AH	
D10	1394_TPB+_CN	*EGA1040ZV05AH	



NVRAM STRAPPING	EEDATA	EECLK	 <div> <div>QUANTA</div> <div>COMPUTER</div> </div>
EXTERNAL EEPROM	1	1	
ON CHIP ROM	0	1	

Title

LAN BCM57780

Size

Document Number

Samba(V) MAIN BOARD

Rev A

Date:


Friday, December 11, 2009

ISheet


28

of

45




## NEW CARD







## SATA CONN




## ODD CONN



## ESATA






ESD proection( please near eSATA connector)




Title		
HDD/ODD/ESATA		
Size	Document Number	Rev
Custom	Samba(V) MAIN BOARD	A
Date:	Friday, December 11, 2009	Sheet 30 of 45

Minipcie(H 8.0):  
 ACS -->DFHD52MS057 / 88914-5204  
 LTS -->DFHD52MS065 / AAA-PCI-041-K01




## WLAN



C -->Delete PR143,PC97,PR144,PQ54,PQ52,PQ50,PR140  
 for delete wake on WLAN function




## TransferJet



<b>QUANTA COMPUTER</b>	
<b>Title</b>	
<b>WLAN/TransferJet</b>	
<b>Size</b>	<b>Document Number</b>
<b>Custom</b>	<b>Samba(V) MAIN BOARD</b>
<b>Date:</b> Friday, December 11, 2009	<b>Sheet</b> 31 of 45
<b>Rev</b> A	


## MDC CONN



## FELICA


## USB CONN

## CONN to USB board




## SCREW HOLE

32





Title		
BT/MDC/FELICA		
Samba(V) MAIN BOARD		
Size	Document Number	Rev
Custom		A
Date: Friday, December 11, 2009		
Sheet 32 of 45		

## GLIDE PAD CONN



## Keyboard CONN



## Location 4

## HDD/ODD LED

Green

19-21/G6C-BM2P1B/3T

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1

LED1









LED1

LED1


LED1


LED1

LED1



Delay Target: 200ms  
 $T(\text{delay}) = C_T(nF) * 5.381$












+1.05V











mount R1,R2 ,R7,R8 with none R3,R4,R5,R6,R9,R10 force discrete.  
mount R3,R4 ,R5,R6,R9,R10with none R2,R1,R7,R8 force UMA.



VGAX_VID0	VGAX_VID1	VGAX_VID2	OUTPUT VOLTAGE
1	0	0	0.8V
0	1	0	0.85V
1	1	0	0.9V
1	0	1	1V





The Voltage of CPUVTT could regulator by this stage

VTT\_SELECT=H for 1V CPUVTT  
VTT\_SELECT=L for 1.05V CPUVTT

$$\underline{PWR\_CPUVTT=2*R1/(R2//R3)=1.05V}$$

$$\underline{\text{PWR\_1.05VMAIN} = 0.7 * (\text{RFBH} / \text{RFB} + 1) = 1.05\text{V}}$$











MP change list

- 12/9
46. Change Card Reader to OZ888GS0L4N;Pin28 connect to +3VCCD [page 27](#)
47. Add R359 to BOM for Card reader OZ888GS0L4N [page 27](#)
48. Add C694 for Fan [page 20](#)
- 12/9
49. Delete C346,F8,C336,CON3 for remove Felica function [page 32](#)


Power Jeff-

**layout modify**

50.ADD PC214/10UF 6.3V

- BOM change**
- 51.PR115 change to 140K to increse OCP set point [page 38](#)
- 52.delete PD2,PD7 BOM for clear DL noise. [page 36](#)
- 53.Delete PC186 [page 41](#)
- 54.Delete PC140 and Change PC36,PC39 to 330uf/ESR 25 [page 39](#)
- 55.Change PL10 to 0.88uH

- 12/11
57. Remove R500,Y6,C585 for DIS no need 25MHz Crystal ;change C584 to 0 ohm for Intel DG [page 9](#)
58. Change R96 to 270 ohm;R113 and R116 to 470 ohm;R114 and R132 to 68 ohm for fine tune LED brightness. [page 33](#)
59. Change R249 to diode RB521G-30. [page 12](#)

QUANTA  
COMPUTER

Title		
Change List		
Size B	Document Number Samba(V) MAIN BOARD	Rev A
Date: Friday, December 11, 2009		Sheet 45 of 45